Posts

Showing posts with the label NPN transistor

:: current limiting (circuit simulations)